

Rise time & Fall time 10% - 90%
Pulse width 50% - 50%

Duty cycle $\frac{t_p}{T} \times 100\%$
Data transfer: $\begin{cases} \text{serial form} \\ \text{parallel form} \end{cases}$

Number system: Dec, Bin, Oct, Hex \rightarrow Bin
 $\begin{cases} \text{Repeated Division-by-2 Method} \\ \text{Repeated Multiplication-by-2 Method} \end{cases}$

Complement of Binary Numbers

2's complement = 1's complement + 1
 Sign-Magnitude Form: The Sign Bit + The Magnitude Bits
 1's Complement Form & 2's complement form: positive - one-way
 1's CF \rightarrow Dec: - Sign bit + weights + Σ other bits x weights + 1 (when negative)
 eg. $-5 = (11111010)_2 = -2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0$
 Range: -2^{n-1} to $2^{n-1}-1$ 8 bits \rightarrow 1 byte

Arithmetic Operations with Signed Numbers

$[X \oplus Y]_{2c} = [X]_{2c} + [Y]_{2c}$ discard any final bit on overflow can occur when both + or -
 subtraction: add the negative subtrahend (X-B)
 multiplication 1. Determine if the sign bits are same
 2. change the form to the true form (for negative)
 3. mul and add
 4. add the sign bit and transform it to 2CF.
 division: just using subtract

BCD (Binary-coded-decimal)

Always mean the 8421 code \rightarrow 4-bit group
 Addition: when it is invalid, just add 6 (0110)

Excess three code

The Gray Code (a single bit change)

Bin-to-Gray: e.g., $\begin{matrix} 1 & 0 & 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 & 1 & 1 \end{matrix}$ Gray-to-Bin: e.g., $\begin{matrix} 1 & 1 & 0 & 1 & 1 \\ 1 & 1 & 1 & 0 & 1 \end{matrix}$

Even parity & odd parity: Let the group always have even/odd 1s.

Boolean Algebra

Inverter - NOT; NAND Gate \Rightarrow ; NOR Gate \Rightarrow
 XOR (exclusive-OR) gate \Rightarrow $X = \overline{A}B + A\overline{B} = A \oplus B$
 XNOR (exclusive-NOR) gate \Rightarrow $A \odot B$
 complement, literal
 product term, sum term
 Commutative, Associative, Distributive, Identity, Mask, Idempency, Involution, Adjacency, Absorption
 Consensus $AB + \overline{A}C + BC = AB + \overline{A}C$
 $\begin{matrix} AA = A \\ A \cdot A = A \\ \overline{\overline{A}} = A \\ A \cdot \overline{A}B = \overline{A}B \\ A(\overline{A} + B) = AB \\ A + \overline{A}B = A + B \\ A(A + B) = A \end{matrix}$

A standard POS - maxterm, SOP - minterm, Minimum SOP Expression

The Universal of NAND & NOR - Negative-AND

Functions of Combinational Logic

Half Adder \Rightarrow Full Adder \Rightarrow Carry Look-ahead
 $C_n = G_n + P_n C_{n-1}$
 $P_n = A_n \odot B_n$, $G_n = A_n B_n$
 $\Sigma_n = P_n \oplus C_{n-1}$

Comparator: $\begin{cases} A > B \\ A = B \\ A < B \end{cases}$

Decoder: The 4-Bit Decoder \rightarrow 4-line-to-16-line

Encoder: n input \rightarrow 2ⁿ outputs decoder & OR gate \rightarrow implement n-variable logic function (minterm)

The BCD-to-Decimal Decoder

Multiplexer (MUX, Data Selectors)

8-input max \rightarrow implements specified 3-variable logic function (sometimes 4)

Demultiplexer (Demux), Parity Generators/Checkers

Latches

S-R Latch: $\begin{cases} S-R \\ \overline{Q} = \overline{S} + R \overline{Q} \end{cases}$ The gates: $\begin{cases} S-R \\ \text{Set \& Reset} \end{cases}$ when EN is low, No change
 D (Data)

Flip-Flops: output changes state only as a specified point

The D Flip-Flop, Master-Slave Flip-Flop (CLK=1期间主触发器输出可能多次翻转), Edge-triggered operation

J-K Flip-Flop (J=Set, K=Reset, J=K=1 \rightarrow Toggle) $Q^{n+1} = J\overline{Q} + \overline{K}Q$ significant K

T Flip-Flop $Q^{n+1} = T \oplus Q^n$ (J=K=T), toggle when T=1 (also T = $Q^n \oplus Q^{n+1}$)

Preset and Clear (PRE & CLR) asynchronous & synchronous

Operating Characteristics:

Propagation Delay Times, Set-up Time, Hold Time

Application: Modulo 4 Counter, DSE \rightarrow 2ⁿ frequency

Shift Registers - serial & parallel (不稳)

Finite State Machine

Counter:

Asynchronous 频率限制: $f_{max} = \frac{1}{N \cdot t_{prop}}$ 前级输出作为后级前 CLK, 直接触发 Clear

Synchronous CLK-取 $\begin{matrix} P \\ T \\ K \end{matrix}$ P=1时, 全翻转 RCD输出为1时的条件: TC & ENP/ENT 全利用 Load

UP/down $J_i = ()$ UP=1, DOWN


Design of Synchronous Counters

注: just use Karnaugh map for each J_i, K_i , etc.
 or using load, hint: just change the difference
 $Q_2 = \overline{Q_2}$, $Q_1 = \overline{Q_1}$, $Q_0 = Q_2 \overline{Q_1} + Q_1 Q_2 = (Q_2 \overline{Q_1} + Q_1 Q_2) \overline{Q_0} = (Q_2 \overline{Q_1}) \overline{Q_0}$

One step: The logic diagram


(Hint: for UP/DOWN, add Y in Karnaugh map.)

a modulus-40,000 counter





Glitch

CMOS Inverter



Schmitt-Trigger




applications = pulse shaper, threshold detector, pulse stretcher

One-shot : symbols

Non-retoggable $t_w \approx 3075 \cdot D \cdot [10k\Omega] C_{EXT} \cdot D \cdot [10k\Omega] C_{EXT}$

Retoggable $t_w \approx 4545 \cdot D \cdot RC \left(1 + \frac{D}{R}\right)$ where $R = 10k$



Astable Multivibrator